In this article, the thermal performance of a powered wirebond device with package-level and board-level test specimens was investigated by both analytical and experiment methods. The effects of the thickness and thermal conductivity of molding compound and heat spreader attached to the top surface of the molding compound on the performance of the Au wire and silicon die were modeled and evaluated by three-dimensional electrothermal coupling analysis. An advanced quad flat no-lead (QFN) sample was selected to experimentally measure the maximum allowable current in Au wire for the packages either with or without molding compound. Two failure modes, namely the fusing of the wire and the decomposition temperature of the molding compound, were established in analysis. Board-level test specimen with a thermal test die was also employed to measure the real time package thermal performance. The major achievement of this work is in the complete combination of modeling, experiments and optimization for thermal performance evaluation purpose of a powered wirebond device.
D r a f t D r a f t
Introduction
Wirebond is one of important interconnections in electronic packages, for instances, the ball grid array (BGA) and quad flat no-lead (QFN) packages. The miniaturization and more reliable performance demand of wirebond devices increase the I/O counts and decrease the wire diameter and ball pitch. The current densities, therefore, generally become increasing. This may lead to the current crowding and the Joule heating in the vicinity of wire ball bond. Consequently, thermal and electric considerations in an early design stage are of major importance. This indicates the need for coupled electrothermal simulations.
Many electrothermal models have been proposed for dedicated bonding wire simulation. In particular, there are phenomenological models determined from measurement data and models derived analytically or by discretization from the electrothermal problem and combinations of those approaches by Duque 2015; Nöbauer 2000; Schuster 2000; Krabbenborg 1999 . For instance, Ramminger 1998 Komiyama 2002; Wilkerson 2003 et al. investigated the effect of thermomechanical deformations, bond-site geometry, material properties, and operation conditions on the reliability of wirebonds. Loh 1983 numerically predicted the fusing time and the fusing current for both aluminum and Au wires used in the pin grid array packages. In addition, different packaging materials and packaging forms have different influence on the reliability of devices. Therefore, a deep understanding of the structure characteristics of various packaging and their main failure modes and mechanism is very important to enhance the reliability of devices. For instance, three kinds of common failure modes and failure mechanism of packaged devices were proposed and developed by Lin 2013. Although the thermal performance of power module was already investigated in a few studies (Krebs 2013; Tran 2017) by both analytical and experiment methods, further analytical and associated experimental verifications mainly focusing on a real product with package-level and board-level test specimens are still required. Taking analytic approach as example, difficulties always take place in the modeling of the substrate of ball grid array assembly because of the complex routings inside. Simplified modeling approaches that presume the substrate as a laminate or a homogeneous layer with anisotropic D r a f t 3 material properties may be feasible when components other than the substrate itself are of main concern.
However, when analyzing traces and vias inside the substrate these approaches may be improper. These analyses are of importance when the packages are in operation. Under practical operation, only a few sets of traces and vias of the DC power I/O are current-carrying. Consequently, local Joule heating occurs that simultaneously induces mechanical stress inside the package. Since different wire diameters and lengths are used in the package assemblies. Guidance is needed to provide design limits for bond wire considered the heating effects of electric currents for the purpose of developing fuses to protect circuitry.
In this study, the maximum current-carrying capability of wirebond device was investigated with package-level and board-level test specimens. An advanced QFN specimen in package-level was selected to measure the maximum allowable current for a packaged device either with or without molding compound. Two failure modes, namely the fusing of the wire and the decomposition temperature of the molding compound, were established. Furthermore, a thermal test die was employed to measure the real package thermal performance at board-level. The entire layout of traces and vias of a substrate was modeled by a three-dimensional finite element model for predicting the thermal performance of the wirebond device. The device contains a thermal test die connected through bond wires. A current load was applied to a single electrical path that involves a set of wires along with traces and vias inside substrate and printed circuit board to emulate the operation condition. The test vehicle was subjected to D r a f t
Experiment Setup

Package-level sample
The effect of local hot spots on the maximum allowable current of wirebond device was investigated for single Au wire. In general, it is seen that the fusing time of the bond wires is too short to appropriately determine the cause of the component failure. Hence, an advanced QFN sample in package-level was selected to measure the maximum allowable current for a wirebond device. The test specimen was a 12 x 12 x 0.8 mm 3 186L advanced QFN as shown in Fig. 1 . The package consists of the silicon die, die pad, Cu lead frame, Au wires, and molding compound. The silicon die was mounted on the die pad with epoxy and the Au wires were connected to the Cu lead frame. The test specimen was performed by a probe station measurement system. Only a single daisy chain at the edge of the wire was powered with a constant DC electric current. The tests were conducted at room temperature. Electrical resistance of the particular daisy chain was monitored in situ during the test. The failure was determined whenever the circuit was functionally open. A k-type thermocouple was attached on the die pad surface using a thermal grease to reduce contact resistance effect. The thermocouple was applied to measure the die pad temperature with respect to the current applied up to the maximum allowable current for a packaged device either with or without molding compound.
Board-level sample
In general, the temperature of the device or component will depend on the thermal resistance from the component to the environment, and the heat dissipated by the component. To ensure that the component does not overheat, one seeks to find an efficient heat transport path from the device to the environment.
There is a continuous need of improvement considering the development of miniaturization of conductor tracks and the circuit carrier itself. The miniaturization may lead to significant rise in component temperature and therewith to accelerate system degradation. The enhancement of the system reliability is directly related to an efficient thermal management on the board-level. This study developed a real time D r a f t evaluation of a board-level thermal performance of a wirebond device. A current load was applied to a single electrical path that involves a set of wires along with traces and vias inside the substrate and the printed circuit board to emulate the operation condition.
The test vehicle is a 6 x 6 x 1.2 mm 3 wirebond device ball grid array package. The package consists of a 2.54 x 2.54 x 0.3 mm 3 thermal test die, interconnected to a 0.21 mm thick two-layer substrate through 30
Au wires of 25 µm in diameter. The thickness of the molding compound is 0.8 mm. Fig. 2 (c) . The test vehicle is affixed to a socket that provides electronic controls and is placed at the center of an enclosure cubic box, following JESD51-2 1995. A thermal test die was integrated in the package. The test die has a heater on the die surface to generate uniform power dissipations, P H , which mimics the situation in real operations.
The die junction temperature, T J , was measured in situ using a diode temperature sensor embedded in the test die, which provides an in situ and non-contact measurement based on the temperature-voltage dependency of the diode. A k-type thermocouple was also applied to measure the ambient temperature, T A , and T B . Typically, the thermal performance of a package is characterized by the thermal resistance to the heat flows from the die to the ambient air, θ JA , and the die to the test board, . The formula shows how the accumulated heat in the bond wire is equal to the difference between absorbed and lost heat.
These terms will be individually examined to highlight their dependence on environmental conditions.
The relationship between the fusing current, f I , and the fusing time, f t , is obtained from the energy balance for the wire described by Loh 1983,
Where 0 l is the wire length, 0 d is the wire diameter, k is the wire thermal conductivity, ρ is the wire density, c is the wire specific heat, f H is the latent heat of the wire, m T is the melting temperature of the wire, and σ is the electrical conductivity of the wire. The correlation between electrical conductivity (or resistivity) and the temperature of metals is given by
T is the reference temperature, and 0 σ is the electrical conductivity at the reference temperature. The temperature distribution in the wire during current flow will influence the local electrical resistance and consequently the local power dissipation in the wire. The properties used in obtaining the Au wire design graphs are given in Table 1 .
Finite element modeling
In this paper, the electrothermal coupling analysis was carried out to evaluate the temperature fields on the wires and the silicon die of the wirebond test vehicle subjected to different test conditions.
Commercial finite element analysis (FEA) software, ANSYS Mechanical v. 17.1 was used in this study.
Our goal is to establish a constant maximum current and, therefore, a DC power load capability can be assessed under steady-state situation. Governing equations for the static electric conduction and the steady-state thermal conduction are 0
, respectively. In these equations, forced convection was considered. The loading scheme is shown in Fig. 4 . The current was prescribed to two separate routes of wires, solder joints, and traces, supposed to form a loop along with heater lines in the thermal test die. Zero voltages were given at the end points of these routes. On the top surface of the die, where the heater lines were located, a uniform power dissipation was imposed.
Result and Discussion
1. Wire fusing current D r a f t
In our test specimen, the DC current was stepwise increased to keep steady-state conditions until it was interrupted by wire fusing. Therefore, we conducted measurements with Au wire to determine the currentcarrying capacity for limiting condition of steady-state specification. The investigations of the Au wire fusing current without mold compound were conducted with wire of 20 µm and 30 µm in diameters at wire lengths of 0.8 mm, 1.1 mm, 2.3 mm and 3.5 mm, respectively. The relation between the fuse current for Au wire diameter versus length at T 0 = 25 o C is as shown in Fig. 5 . The experimental data shows good agreement with the analytical data in Equation (1). Fig. 6 shows the scanning electron microscopy (SEM)
image of the Au wire after the action of 1.6 A current for a wire band with the wire length of 1.1 mm and a wire diameter of 20 µm. The fusion failure occurred at the center of the wire where the temperature is the highest along the wire. The fuse current was determined by the length, diameter and melting temperature of the wire.
Effect of molding compound decomposition temperature
The molding compound can have a significant influence on the effective thermal conductivity and, consequently, on the maximum allowable current. A portion of the heat generated will dissipate through the molding compound. Fig. 7 represents the results for a wire of 20 µm in diameter with wire length of 0.8 mm, 1.1 mm and 2.3 mm for the packages either with or without molding compound. In the case with molding compound, a molding compound thickness of 0.8 mm was used for this study. In the case without molding compound, the maximum currents achieved were 2.2 A, 1.6 A and 0.8 A; while it were 1.7 A, 1.6 A and 1.4 A with molding compound. In case of a wire length on 0.8 mm, the maximum allowable current is less high with molding than without molding. Two different failure modes are local maximum joule heat of Au wire reached the molding compound decomposition temperature, T d , and wire melting point, T m , respectively. FEA model was used to estimate the temperature distribution in the wire when studying the maximum allowable current with respect to the wire length. 
Board-level FEA modeling verification
The die junction temperature under different power dissipation is plotted in Fig. 11 . As a result, the maximum temperature of test vehicle reaches to the steady-state thermal dissipation situation at around 600 seconds. Therefore, a steady-state thermal conduction was implemented in the simulation. Fig. 12 presents the temperature fields of the various different components under the test condition of Au D r a f t
wirebond device with applied current of 0.224 A. The mold compound thickness is 0.8 mm. The power dissipation is 1.2 W on die at T A = 24.1 o C. Note that for this specific condition, the Joule heating on Au wires is small due to the low applied current. As a result, the maximum temperature occurs at around the center of the top surface of the die instead of on the Au wires. The solder joint that attracts the maximum temperature is labeled in Fig. 12 (b) . This particular solder joint exhibits directly to a Cu plane underneath the die, as shown in Fig. 12 (c) . Since the majority of thermal dissipation of this specific wirebond device follows the path from the die towards the substrate, it is expectable that this particular solder joint features the greatest temperature among all. The maximum temperature of components under different power dissipation is plotted in Fig. 13 . Tables 2 and 3 show comparisons of θ JA and ψ JB , respectively, between experimental measurements and numerical calculations for the steady-state thermal dissipation of the wirebond device powered at 0.5 W, 0.8 W, 1.0 W, 1.2 W and 1.5 W. The discrepancies between measured and calculated values are less than 6%, which are reasonably good. We note that measured θ JA and ψ JB do not change as significantly as calculated ones with respect to different power dissipations.
Since the resistance of the heater lines in the thermal test die is quite high, the test conditions considered previously feature low current and high voltage, which oppose actual application conditions. Here we have the wirebond device subjected to a power dissipation of 1.2 W under high current and low voltage.
We assume that under this situation, the wires are subjected to a current of 1.2 A for an actual die but not 0.224 A for a thermal test die. Fig. 14 In order to predict the maximum allowable current of wirebond device, the simulation study was conducted following the actual application conditions. The maximum junction temperature, T Jmax , is the maximum temperature that the device can be tolerable to guarantee reliable operation. The system designer needs to ensure that T J < T Jmax to guarantee reliability. Comparisons of maximum temperatures in wires and die under low and high applied currents, referring to the wirebond devices equipped with a real die at 1.2 W power dissipation, were as shown in Fig. 15 . Apparently, for the wirebond device with a real die that delivers low currents less than 0.6 A, the differences of maximum temperatures between wires and die are insignificant. The difference becomes more significant as the current becomes larger. Under an identical power dissipation condition, the location of the maximum temperature in the powered wirebond device switches from the die to the wires eventually as the current becomes large, and the T Jmax of the silicon die is estimated about 1.1 A. Meanwhile, as the change of applied current in Au wire is from zero ampere to 1.1 A, the temperature of silicon die junction will increase about 20 o C.
Board-level optimization study
After the verification of predicting the thermal resistance behavior θ JA and ψ JB , the FEA model was also employed in a parametric analysis. The primary focus of the optimization was to enhance the package thermal performance in wires and die. The effects of the epoxy thermal conductivity, molding compound thermal conductivity, molding compound thickness, and heat spreader thickness were studied. Figs. 16 and 17 show the impact of the epoxy and molding compound material property under 1.0 A applied current at 1.2 W power dissipation on die. In case of the epoxy thermal conductivity, as shown in Fig. 16 , a change of thermal conductivity from 0.4 W/mK to 20 W/mK was investigated. The results indicate that the change in epoxy thermal conductivity from 0.4 W/mK to 5 W/mK has a substantial effect on the Au wire and silicon die thermal performance of 2.7 o C and 3.8 o C, respectively. In addition, since the epoxy is D r a f t a compliant layer compared to substrate due to its relatively low thermal resistance and thin thickness, it is importance to note that all package thermal performance is fully saturated as the thermal conductivity of epoxy is higher than 5 W/mK. As shown in Fig. 17 , the thermal performance of Au wire and silicon die varies dramatically with respect to the thermal conductivity of the molding compound. A high thermal conductivity molding compound greatly increases the package thermal performance. The variation of the thermal conductivity of molding compound from 0.96 W/mK to 10 W/mK will lower the temperature of Au wire and silicon die by 39.1 o C to 24.4 o C. Meanwhile, the maximum temperature of Au wire and silicon die becomes closer with high conductive molding compound. The effect of molding compound thickness on the maximum temperature was also investigated as presented in Fig. 18 . It can be seen that an increase in the thickness of molding compound reduces the Au wire and silicon die maximum temperature. In Fig. 19 , the effect of the heat spreader thickness is plotted. The minimal requirement of a heat spreader thickness of 20 µm is strongly recommended. As noted, a heat spreader thickness of 20 µm will decrease 19.4 o C and 13.5 o C in Au wire and silicon die, respectively. The heat spreader attached on top surface of molding compound acts like a diffusion layer to conduct the Au wires and silicon die power dissipation into the substrate immediately.
Conclusion
The maximum current-carrying capability of wirebond device was investigated with package-level and board-level test specimens. An advanced QFN sample was selected to measure the maximum allowable current for a wire of 20 µm in diameter with wire length of 0.8 mm, 1.1 mm and 2.3 mm for the packages either with or without molding compound. In the case without molding compound, the maximum currents achieved were 2.2 A, 1.6 A and 0.8 A, respectively; while it were 1.7 A, 1.6 A and 1.4 A, respectively, with molding compound. Two failure modes, namely fusing of the wire and decomposition temperature of the molding compound, were established in this study. 
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